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Abstract—The interface trap density in a SiGe/Si heterostruc-
ture has been successfully measured for the first time using a
low-temperature charge pumping technique in a SiGe-channel
pMOSFET, avoiding interference from the interface traps be-
tween the gate oxide and the semiconductor surface. Moreover,
low-frequency noise in the SiGe pMOSFETs has been measured
to investigate any correlation with the trap density observed at
the SiGe/Si hetero-interface. A good correlation was obtained
between the measured interface trap density in the heterostructure
and the low-frequency noise level in the current flowing in the
SiGe-channel.
Index Terms—Charge pumping technique, hetero-interface
trap, low-frequency noise, MOSFETs, SiGe.
I. INTRODUCTION
T HE introduction of a SiGe/Si heterostructure intothe channel region of Si MOSFETs is an effective
approach for improving carrier mobility [1]–[5] and is a
promising method for the construction of advanced, low-power,
high-speed Si CMOS devices. To exploit the advantages
of the SiGe/Si heterostructure effectively and to establish a
good device design methodology, it is important to clarify the
relationship between device characteristics and the introduced
SiGe/Si heterostructure. Thus, it is essential to evaluate the
interface trap density in the heterostructure.
However, to our knowledge, there are very few (if any) re-
ports of the direct measurement of interface trap density in such
semiconductor heterostructures. The charge pumping technique
[6] is recognized as a very high-precision method of evaluating
interface traps between the gate oxide and the semiconductor
surface in MOSFETs. In this study, we will show for the first
time that the interface trap density in a SiGe/Si heterostructure
can be successfully measured using a low-temperature charge-
pumping technique in a SiGe-channel pMOSFET, avoiding in-
terference from the interface traps between the gate oxide and
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Fig. 1. Schematic cross section of strained SiGe-channel pMOSFETs.
the semiconductor surface. Moreover, we will discuss the cor-
relation between the measured interface trap density at the het-
erostructure and the low-frequency noise level in the current
flowing in the SiGe-channel.
II. EXPERIMENTAL
A schematic cross section of strained SiGe-channel pMOS-
FETs used in this study is shown in Fig. 1. The strained layer
contains a relatively wide range of Ge fractions ,
0.5, 0.7, and thicknesses, , of 2–14 nm. These devices
were fabricated using low-temperature, high-quality epitaxial
heterostructure growth encorporating a Si buffer layer, a
strained SiGe layer and a Si capping layer, using ultraclean
low-pressure chemical vapor deposition (LPCVD). The
deposition temperature was 750C for the Si buffer layer
(100-nm-thick), 450–500C for the strained SiGe layer, and
500 C for the Si capping layer (10-nm-thick). The Ge fraction
was estimated using X-ray diffractometry by determining the
lattice constant of a thicker relaxed SiGe layer deposited under
the same deposition conditions. MOSFETs with a gate length
of 100 m and gate width of 300 m were fabricated using
a self-aligned Si gate process. After forming a 700-nm field
oxide layer at 400 C by LPCVD, a 10-nm gate oxide layer
was thermally grown by wet oxidation at 700C. An in-situ
phosphorous-doped npolysilicon layer was deposited and
patterned as the gate and the source and drain were formed by
implantation (1.2 cm at 25 keV). After intercon-
nection processes, a final forming gas annealing was performed
at 400 C at the end of the processing. All of the annealing
0018-9383/03$17.00 © 2003 IEEE
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Fig. 2. Experimental setup for charge pumping measurements.
processes were performed at temperatures below 700C to
prevent degradation of both the heterostructure surface flatness
and the Ge profile in the channel region at high Ge fractions.
The experimental setup for charge pumping measurements is
shown in Fig. 2. Pulsed voltages are applied to the gate to form
alternately an inversion layer and an accumulation layer. Holes
are captured in the interface traps during inversion, and recom-
bine with electrons coming from the substrate during accumu-
lation. The charge pumping current is due to the repetitive
recombination at the interface traps and is thus proportional to
the interface trap density , i.e., ,
where is gate pulse frequency, and is gate area. The charge
pumping current was measured using a gate pulse of fixed am-
plitude ( ) and a variable base level between 3 V
and , with a pulse frequency of 250 kHz.
III. CHARGE PUMPING CHARACTERISTICS AT
ROOM TEMPERATURE
Charge pumping current as a function of the base level voltage
in the SiGe pMOSFETs and a conventional Si pMOSFET at
room temperature are shown in Fig. 3. As the base level is de-
creased, onset of charge pumping current occurs at around 2 V
for the Si pMOSFET. At this condition, since the fixed gate
pulse height is , the lower level of the gate pulse is ,
and it is at this level that the inversion layer appears. On the other
hand, an accumulation layer is formed at the base level. Here,
it should be noted that the base level at which charge pumping
current first appears for the SiGe pMOSFETs shifts toward the
positive direction compared with that for the conventional Si
pMOSFET. This voltage shift also increases with increasing Ge
fraction.
Schematic energy band diagrams showing depth in the SiGe
pMOSFET are illustrated in Fig. 4(a)–(d). A valence-band offset
is present between the surface Si layer and the buried-SiGe
layer. Thus, the inversion layer can be formed in the SiGe
layer at a gate voltage higher than that required for the surface
Si-channel, as shown in Fig. 4(a) and (b). Moreover, since the
Fig. 3. Charge pumping (CP) current as a function of gate-pulse base level in
SiGe pMOSFETs for varying Ge fraction and a conventional Si pMOSFET at
room temperature. SiGe thicknessd is 7 or 8 nm.
Fig. 4. Schematic energy band diagrams showing depth in a SiGe pMOSFET.
(a)V = V , (b)V = V < V , (c) Ge fractionx = x , (d)x = x >
x .
valence band offset becomes larger for a higher Ge fraction
( in Fig. 4(c) and (d)), the inversion layer in the SiGe
layer for a higher Ge fraction can be formed at a higher gate
voltage, as shown in Fig. 4(c) and (d). In consequence, the
voltage shift is considered to be due to the inversion in the SiGe
layer.
Capacitance-voltage characteristics of the conventional Si
pMOSFET and the SiGe pMOSFETs for varying Ge fraction
ar shown in Fig. 5. From Figs. 3 and 5, we can confirm that
the voltage shift corresponds well to the change in the threshold
voltage of the SiGe pMOSFETs due to the onset of inversion
in the SiGe-channel.
Therefore, it is considered that the charge pumping current
d tected in the base level region of around 2 V for the SiGe
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Fig. 5. Capacitance-voltage characteristics of SiGe pMOSFETs for varying
Ge fraction and a conventional Si pMOSFET. SiGe thicknessd is 7 or 8 nm.
Fig. 6. Charge pumping (CP) characteristics in SiGe pMOSFETs at low
temperatures.
pMOSFETs in Fig. 3 comprises the current due to the SiGe/Si
hetero-interface traps as a major component.
IV. L OW-TEMPERATURECHARGE-PUMPING TECHNIQUE TO
OBTAIN HETERO-INTERFACE-TRAP DENSITY
We now consider the onset of inversion in the SiGe layer
during charge pumping measurements at room temperature and
at a low temperature. At room temperature, when the inversion
layer is formed in the SiGe layer, it is considered that a weak
inversion layer can be formed in the surface Si layer according
to the Fermi-Dirac distribution function, because the potential
difference between the valence bands of the Si surface and the
SiGe-channel is not very large. In this case, the detected charge
pumping current includes both components from the SiGe/Si
hetero-interface traps and the gate oxide interface-traps. On the
other hand, at a sufficiently low temperature, the inversion layer
can be formed only in the SiGe layer. In this case, the measured
charge pumping current is only due to the hetero-interface traps.
The charge pumping characteristics in the SiGe pMOSFET
at low temperatures are shown in Fig. 6. The Ge fraction and
SiGe thickness of the device in the figure are 0.5 and 14 nm,
respectively. Fig. 6 indicates that with decreasing temperature,
the charge pumping characteristics exhibits a clear plateau
in the base level region at around 2 V, suggesting that the
charge pumping current from the gate oxide interface-traps
Fig. 7. Charge pumping current due to SiGe/Si hetero-interface traps and
corresponding interface-trap density as a function of SiGe thickness.
is suppressed in this plateau region, where the current in
the plateau is due only to the SiGe/Si hetero-interface traps.
Moreover, we confirmed that the charge pumping current is
proportional to the gate pulse frequency in the applicable range
in our measurement system (20 kHz – 500 kHz).
We can conclude that the charge pumping current in the
plateau at a sufficiently low temperature is due to the SiGe/Si
hetero-interface traps and we can obtain the hetero-interface
trap density from the charge pumping current.
The charge pumping current due to the SiGe/Si hetero-in-
terface traps and corresponding trap-density as a function of
SiGe thickness are shown in Fig. 7 for Ge fractions of 0.5 and
0.7. The derived hetero-interface trap density is the range from
4 cm to 1.4 cm , which seems somewhat
large compared with the interface-trap density of the gate
oxide fabricated by industry MOS IC processes. A possible
reason for the large density in the heterostructures with a Ge
fraction of 0.7 and SiGe thickness of over 8 nm may be that
the SiGe layer is thicker than the critical thickness [7], [8] of
misfit-dislocation generation. Moreover, we can not eliminate
the possibility that the charge pumping current may include a
component from traps in the strained bulk-SiGe layer with such
a high Ge fraction, because in a strain-relaxed bulk-SiGe layer
grown on Si there are localized electronic states, as reported
from some groups using deep level transient spectroscopy
(DLTS) measurements [9].
We could not observe a clear plateau in the charge pumping
characteristics for a Ge fraction of 0.2 even at 20 K, probably
due to a small energy difference between the valence bands
of the Si surface and the SiGe-channel in the base level range
around 2 V.
V. CORRELATION BETWEEN THEHETERO-INTERFACE-TRAP
DENSITY, LOW-FREQUENCYNOISE, AND
We measured the low-frequency noise in the SiGe pMOS-
FETs to investigate any correlation with the trap density ob-
s rved at the SiGe/Si hetero-interface. Examples of the input
referred noise power as a function of frequency in the SiGe
pMOSFET are shown in Fig. 8 with gate voltage as a parameter
[10]. In the figure, the Ge fraction is 0.5, and SiGe thickness is
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Fig. 8. Low-frequency noise spectrum in a SiGe pMOSFET.
Fig. 9. Transconductance as a function ofV –V for two kinds of SiGe
pMOSFETs.
14 nm. Although the noise spectrum contains many noise spikes
due to the 60-Hz power line, it is found that the noise power is
proportional to . The value was around 2/3 for all the de-
vices measured in this study. In consequence, the input referred
noise power at 10 Hz was selected as an index of the noise level.
Linear transconductance dependencies upon
are shown
in Fig. 9 for two samples of SiGe pMOSFETs with different
Ge fraction and SiGe thickness. There are two peaks in the plot
of dependence upon – , the maximum is due to
drain current mainly flowing in the buried SiGe-channel and
the secondary is due to drain current in the surface Si-channel.
We confirmed that the maximum appears at around
– for every pMOSFET used in this study.
Therefore, the input referred noise power at 10 Hz, measured at
– , was selected as an index for the noise level
of the drain current flowing in the SiGe-channel.
Obtained noise power as a function of SiGe thickness is
shown in Fig. 10. Also, the maximum linear as a function
of SiGe thickness is shown in Fig. 11. Both figures include
data for the conventional Si pMOSFET indicated as .
For example, for Ge fraction of 0.5 and SiGe thickness
of 14 nm in Fig. 11 is over twice that of the conventional
Si pMOSFET, with the corresponding noise level in Fig. 10
indicating a very low value. From Figs. 10 and 11, a clear
Fig. 10. Noise power at 10 Hz as a function of SiGe thickness for varying Ge
fraction in SiGe pMOSFETs.x = 0 indicates a conventional Si pMOSFET.
Fig. 11. Maximum linear transconductance as a function of SiGe thickness
for varying Ge fraction in SiGe pMOSFETs.x = 0 indicates a conventional Si
pMOSFET.
Fig. 12. Correlation between noise power at 10 Hz and the maximum
tr nsconductance in SiGe pMOSFETs for varying Ge fraction and SiGe
thickness (2–14 nm).
correlation between the noise power and the maximum
is obtained for various Ge fractions and SiGe thicknesses as
shown in Fig. 12. From the figure, a universal relationship
between the noise power and the maximum can be seen.
It should be noted again that both the noise power and the
maximum were obtained from drain current mainly flowing
in the SiGe-channel. If hole mobility in the SiGe-channel
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Fig. 13. Correlation between the measured interface trap density at the SiGe/Si
heterostructure and the low-frequency noise level in the current flowing in the
SiGe-channel.
mainly depends on Ge fraction, the relationship between the
noise power and the maximum in Fig. 12 might be grouped
depending on Ge fraction. However, such a grouping can not
be seen in the figure. Therefore, it is assumed from the figure
that both the low-frequency noise and the transconductance
are strongly affected by SiGe/Si hetero-interface traps. This
assumption can be confirmed from the correlation between
the SiGe/Si hetero-interface trap density and the noise power
obtained from Figs. 7 and 10, as shown in Fig. 13. From
Fig. 13, it is found that the low-frequency noise in drain current
flowing in the SiGe-channel correlates well with the measured
trap density at the SiGe/Si hetero-interface. These results
demonstrate that the improvement factors of the maximum
transconductance (or carrier mobility) shown in Fig. 11 are not
the ultimate and should be further improved by reducing the
SiGe/Si hetero-interface trap density.
VI. SUMMARY
The interface trap density in a SiGe/Si heterostructure was
successfully evaluated for the first time using a low-tempera-
ture charge pumping technique in a SiGe-channel pMOSFET,
avoiding the contribution from the interface traps between
the gate oxide and the semiconductor surface. Moreover,
low-frequency noise in the SiGe pMOSFETs was measured to
investigate any correlation with the trap density observed at the
SiGe/Si hetero-interface. It was found that the low-frequency
noise level in the current flowing in the SiGe-channel correlates
well with the measured trap density at the SiGe/Si hetero-in-
terface. The low-temperature charge-pumping technique is
a useful method to quantitatively evaluate the interface trap
density in the SiGe/Si heterostructure utilized in the channel
region of MOSFETs.
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